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Abstract. The paper brings an overview of main challenges
and design techniques effectively applicable for ultra-low
voltage analog integrated circuits in nanoscale technologies.
New design challenges linked with a low value of the supply
voltage and the process fluctuation in nanotechnologies, such
as device models, robustness to process variation, device
mismatch and others are discussed firstly. Then, design tech-
niques and approaches to analog integrated circuits towards
(ultra) low-voltage systems and applications are described.
Finally, examples of basic building blocks of ultra-low volt-
age analog ICs designed in standard CMOS technology using
such design techniques are presented. Finally, the devel-
oped circuits are compared to the state-of-the-art solutions
in terms of the main parameters and features.
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1. Introduction and Motivation
Recent enormous advance of semiconductor fabrication
technology has allowed steep trends in the shrinkage rate of
integrated circuits (IC) die area. According to [1], in 2017,
there was fabricated a chip in 10 nm CMOS process node
with the density of 100 millions of transistors per 1mm2.
Such an integration density brings great enhancement of
computational power per area. However, this trend brings
also crucial drawback, as downscaled process nodes suffer
from the random fluctuation of process parameters, voltage
and temperature sensitivity (PVT) along different samples on
wafer.
Design of low-volatge (LV)/ultra-low voltage (ULV)
and low-power (LP) analog and mixed-signal ICs in mod-
ern nanotechnologies represents a real challenge for circuit
designers and researches, since it introduces several limita-
tions in numerous aspects. Firstly, since advanced nanoscale
technologies offer a possibility to design analog, digital,
and radio-frequency (RF) circuits as well as micro-electro-
mechanical systems (MEMS) on a single chip, there is usu-
ally issue of a common value of the supply voltage. With
the technology development, the value of the supply voltage
is scaled down significantly. However, the threshold voltage
(VTH) of MOS devices is not lowered with the same pace.
This fact reduced the voltage headroom for conventional cir-
cuit topologies (e.g. cascode structures) to operate correctly.
Moreover, low value of the supply voltage influences the
main parameters of analog ICs, such as dynamic range (DR),
power supply rejection (PSR), noise immunity, etc. Another
limiting factor lies in the significant fluctuation of process
parameters in nanoscale technologies, which brings a new
requirement to IC design - circuits have to be robust enough
against process, temperature and voltage variations.
Advanced nanoscale fabrication processes bring sev-
eral limitations to ULV analog IC design. Firstly, it severely
constrains the level of inversion the MOS transistors oper-
ate in. Resulting in higher mismatch between transistors,
higher temperature sensitivity, lower transition frequency,
much higher area requirements and many more [2]. The
second issue lies in limited possible number of stacked tran-
sistors in order to ensure an operation in saturation region.
According to [3], theoretical lower limit for saturation voltage
of MOS transistor is defined as VDSsat(min) ≈ 4kT/q, which
at room temperature equals about 105mV. Hence, the novel
circuit topologies are heavily modified and their mode of op-
eration is usually far from conventional approach. The third
restriction is the dynamic voltage range, which affects the
signal-to-noise ratio. This is usually compensated by rail-
to-rail operation or differential signal representation for the
price of circuit complexity.
In order to overcome these limitations, new ULV de-
sign techniques based on unconventional approaches have
to be employed. Additionally, brand new topologies of basic
building blocks for analog ICs, which offer reliable operation
at ultra-low supply voltage conditions have to be developed.
Towards improving the main parameters of ULV analog ICs,
the fully differential signal processing is usually needed.
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The rest of the paper is organized as follows. In Sec. 2,
new challenges in ULV analog IC desing in nanotechnologies
are addressed. Section 3 brings an overview of design tech-
niques and approaches to analog IC design that can be used
to overcome serious limitations linked with a low value of
the power supply and process fluctuations. Examples of ULV
analog building blocks and their comparison to the state-of-
the-art achievements are presented within Sec. 4. Finally,
some conclusions are given in Sec. 5.
2. Challenges in ULV Design
Asmentioned above, there are several different negative
outcomes that are traded for low-power consumption or low-
voltage operation in age of battery-powered devices. In the
following sections, the main challenges and issues of ULV
analog IC design in nanotechnologies will be addressed in
more details.
2.1 Inversion Modes of a MOS Device
MOS transistor can operate in different modes, depend-
ing on the level of inversion in the channel [4]. In strong
inversion, the channel is fully formed, which is not the case
in weak inversion. The transition between these two regions
of operation is progressive, through a range called moderate
inversion. The transistor behavior is rather different in the
strong and weak inversion regions, which can be observed
in the change from the square–law transfer characteristic in
the former, to the exponential one in the latter. According
to [5], the mode of MOS operation can be described using
the inversion coefficient ic, calculated using (3), where If and
Ir are the forward and reverse components of the drain cur-
rent ID respectively, as defined in (1). The specific current
Ispec is described in (2), where n is the slope factor, µ is the
mobility of current carriers, Cox is the oxide capacitance per
area, W is the channel width, L is the channel length and
UT is the thermal voltage. The transistor operates in strong
inversion for ic  1, in weak inversion for ic  1, and in
moderate inversion for ic  1.







i f = If/Ispec, ir = Ir/Ispec
)
. (3)
In conventional analog IC, transistors operate in strong
inversion [6]. However, in modern CMOS nanoscale tech-
nologies, the supply voltage has been significantly decreased
to avoid high electric fields within the ever smaller devices
and the related unwanted effects [5]. However, the threshold
voltage was not scaled proportionally, as this would have re-
sulted in increased leakage currents [7] and thus, larger power
consumption [8]. In Fig. 1, the trend of the supply voltage
VDD and the threshold voltageVTH reduction for shorter tran-
sistor channel lengths can be observed. It shows that while
Fig. 1. Trend of supply (Vdd) and threshold (Vth) voltage scaling
vs the effective transistor channel length (Leff) [8].
VDD has changed drastically, VTH has remained almost con-
stant. This leads to the reduction of the voltage headroom,
which consequently limits the available overdrive voltage.
This is especially important in circuits utilizing stacked tran-
sistors, such as various cascode structures commonly used in
basic analog building blocks. The use of stacked transistors
increases the minimum supply voltage required to achieve
strong inversion in the circuits to many times more than VTH.
As shown in Fig. 1, this condition can not be fulfilled in
modern technologies. To utilize known topologies in these
conditions, the operating point of the transistors is moved
from strong to moderate or weak inversion.
An advantage of using transistors operating in weak in-
version is the significantly reduced power consumption in
comparison to those working in strong inversion. However,
this decreases the bandwidth and increases the size of the
transistors, as will be described later. Therefore, the use of
transistors in weak inversion is favourable mainly for low-
frequency and low-power applications.
2.2 Device Models
Advanced nanoscale CMOS technologies brought
a need for new design approaches and new simulation models
of MOS devices that would be more accurate in the whole
range of inversion regions. Therefore, to design circuits
operating in these conditions, a new type of MOS transis-
tor models is needed. A good example is the charge-based
EKV model that accurately predicts the behaviour of MOS
transistors in all inversion types [5], [9]. EKV model uses
the smallest number of core parameters needed for a proper
and accurate behavioural modelling. EKV model uses one
equation for all inversion regions (including weak, moderate,
and strong inversions). This model was successfully applied
to low-voltage and low-power IC design with good accuracy.
Moreover, it is very useful for analog circuit designer because
significantly simplifies hand-made calculations. The basis of
this model is parameter gm/ID, which expresses the transcon-
ductance efficiency of a MOS transistor and describes how
effectively the current (power) is transformed to the device
transconductance.
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Fig. 2. Normalized gm/ID vs inversion coefficient ic.
There are several equations describing the relationship
between the gm/ID parameter and the inversion coefficient
ic that defines the particular inversion region. These equa-
tions differ in interpolation accuracy of the transition region
between the individual inversion regions. The simplest ex-











where n is the MOS transistor slope factor and UT is the
thermal voltage. Parameter gm/ID is not technology-related,
which predicts its wide usability over different CMOS tech-
nologies. Nevertheless, simulation analysis of this charac-
teristic using the widely used BSIM transistor models shows
an inaccuracy in the weak inversion and moderate inversion
regions. More details about icwill be given in Sec. 3.4. Com-
parison of the characteristics obtained by analytical method
and simulation shows significant error in these regions in
a standard 130 nm CMOS technology, as can be observed
in Fig. 2.
2.3 Robustness to PVT Fluctuations
With downscaling the process technology, it is rather
difficult to ensure the designed geometric dimensions, doping
profile or dielectric layer thickness of fabricated chips. These
physical variations obviously reflect themselves on electrical
parameters of ICs. The MOS transistor threshold voltage
VTH is one of the most essential electrical parameters of ICs,
which is in this way degraded. The standard deviation of VTH
in 45 nm CMOS process node reaches approximately 16 %
of the mean value [10]. Other affected electrical parameters
include parasitics of the chip interconnects, namely parasitic
impedance and parasitic capacitance [11]. The characteris-
tics of semiconductor structure alter with time, so electrical
parameters of ICs are also affected by ageing. This creates
a long-term drift, causing a systematic error. Such an ef-
fect is further described by the phenomenon of negative-bias
temperature instability (NBTI) [12].
Recent ICs needs tomeet industrial requirements, hence
the circuit topologies need to be robust against temperature
variation in a wide range, at least from−20 ◦C to 85 ◦C. Such
Fig. 3. The variation of the transistor overdrive voltagewith tem-
perature for two technology nodes [13].
variations cause substantial shift of the semiconductor struc-
tures electric characteristics. Thus, it obviously results in
another deviation and systematic error in IC electric param-
eters.
Advanced integrated systems impose challenging de-
mands on IC power consumption. Since the threshold volt-
age does not scale consistently with the supply voltage, the
VDD/VTH ratio has decreased from approximately 3 for 800 nm
technology node to level of 2 for 45 nm technology node [13].
Moreover, the voltage headroomproblem get worsewith tem-
perature. As can be observed from Fig. 3, the temperature
sensitivity of the transistor overdrive voltage in 45 nm tech-
nology is higher than the one in 180 nm node [13].
Additionally, similar tendency has been presented in
terms of the MOS transistor drain current (ID) in [14]. It was
shown that the ID temperature sensitivity increases in the in-
verse proportion with VDD. Also, the ID sensitivity to VDD
increases dramatically below the supply voltage value of ap-
prox. 500mV. However, this change is less significant with
technology downscale as the temperature sensitivity.
2.4 Supply Voltage Scaling
Contemporary trends in CMOS technologies include
the device downscaling and shrinking the gate-oxide thick-
ness down to the order of few nanometers. This leads to low
breakdown voltages, and therefore, the supply voltage has
to be reduced to ensure the circuit correct operation and the
reliability. Reducing the device size and technology resolu-
tion also leads to increased density of components on chip.
Since the substrate can dissipate only certain amount of heat
per area, the power consumption has to be reduced too. On
the other hand, the decrease of the MOS transistor thresh-
old voltage is less significant in comparison to the supply
voltage scaling over the years, which results in worse on/off
characteristics and lower voltage swing.
The minimum VDD of a CMOS circuit is limited by the
value given by a sum of transistor turn-on voltageVGS and the
required voltage swing. For an NMOS device in a standard
130 nm CMOS process, VTH ≈ 300mV is quite typical value
to achieve saturation in the strong inversion region. Subse-
quently, when two or more NMOS transistors are stacked into
cascode, there is low or no headroom left if using low supply
voltages (VDD ≤ 1V).
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Multi-threshold process or BiCMOS technology can be
used to achieve better performance but at the cost of higher
fabrication expenses. However, advanced techniques for IC
design in a standard CMOS process have been developed
to compete these technologies. Nevertheless, IC design be-
comes rather difficult when it comes to low-voltage and low-
power operation. On the other side, to achieve comparable
gain of simple stages in comparison to cascode structures, it
is possible to connect multiple simple stages in series (into
cascade). However, multi-gain stage topologies may repre-
sent a stability problem due to the location of their dominant
poles. Subsequently, clever compensation techniques has to
be used to ensure stability of circuits.
Another problem in ULV IC design is degradation of
the dynamic range. Dynamic range is ratio between the
maximum voltage swing (or supply voltage) and noise floor.
Since noise is relatively constant, lowering the power supply
voltage leads to the dynamic range degradation.
2.5 Mismatching
The operation of high performance ICs strongly de-
pends on the circuit element layout matching and differ-
ential paths matching. Therefore, any random or system-
atic deviations invoked by effects described above actually
cause mismatch, which consequently decreases the produc-
tion yield or/and the IC reliability. As an example of un-
desired circuit parameters caused by mismatching, the input
offset voltage of an operational amplifier can be given. This
parameter is of the significant concern in the amplifier de-
sign, as it is tightly related to degradation of other AC or
DC amplifier specifications. The situation get even worse
for low-voltage conditions. Other important parameters that
are degraded due to both the mismatch in nanotechnologies
and low-power restrictions, include common-mode rejection
ratio and power supply rejection ratio. For this reason, ap-
propriate layout techniques have to be employed in order to
reduce the mismatch of all devices working with a low power
supply value.
3. ULV Design Techniques
Generally, very common and useful approach inULV IC
design is using the differential or balanced structures thanks
to their high values of PSRR and CMRR, higher voltage
swing and lower distortion.
There have been several design techniques developed
for ULV and low-power analog ICs. The most used ones
include:
• Floating-gate MOS transistors
• Self-cascode topologies
• Level shifters
• MOS transistors operating in sub-threshold region
• Bulk-driven MOS transistors
• Dynamic-threshold MOS transistors
3.1 Floating-gate MOS Transistor
Floating-gate MOS (FGMOS) transistor is similar to
the conventional MOS transistor. The difference is in the iso-
lated floating-gate (FG) with no resistive connections. Sec-
ondary gates (inputs) are then deposited above, which are
connected to FG only through capacitive coupling, since the
FG is completely surrounding with high resistive material
(usually SiO2) [15].
Floating-gate voltage VFG is not controlled directly but
through the input gates with capacitive coupling. VFG can be
expressed as
VFG =






whereQFG is the static charge on the floating-gate andC∑ rep-
resents the total capacitance seen at the floating-gate, which
is given by 6




All these capacitances can be observed in the equivalent








Fig. 4. Input and parasitic capacities of a FGMOS transistor.
Since the electrical isolation between the input gates and
floating-gate is almost ideal, the static chargeQFG can remain
on the FG for years with negligible variation from the original
value. The equivalent threshold voltage of a FGMOS tran-
sistor can be controlled by several ways [15]: 1) Ultra-violet
light, which can cause the temporary conductivity of the iso-
lation layer, 2) Injection of hot electrons (it requires rather
big programming currents), 3) Fowler-Nordheim tunnelling
(it requires relatively high programming voltages).
3.2 Self-cascode Structures
In ULV conditions, regular cascode structures are
avoided as their use decreases the output signal swing. The
self-cascode (Fig. 5) is a two-transistor structure, which can
be treated as a single transistor. Gates of both transistors
are driven by a common input signal [16]. The self-cascode
technique offers higher output impedance and reduces the ef-
fect of Miller capacitance on the transistor gates. Moreover,
this structure creates higher voltage headroom for signal pro-
cessing.






Fig. 5. The self-cascode structure.
The lower (upper) transistor M2 (M1) operates out of
saturation (in saturation). If both transistors have similar
aspect ratio (W/L), M2 will operate in the linear region
and M1 will operate in saturation. In such a case, the self-
cascode works like a common-source stage with higher volt-
age gain. On the other hand, for (W/L)1 >> (W/L)2, such
a circuit behaves like a single MOS transistor operating in
the saturation region with rather high gain and significantly
lower influence of the channel length modulation. The out-
put resistance rout of this topology is approximately pro-
portional to (W/L)1/(W/L)2 ratio, and the saturation volt-
age VDS(sat) = VGS − VTH is roughly comparable to the con-
ventional MOS transistor. The basic principle of this tech-
nique is in different threshold voltages of the transistors (i.e.
VTH1 , VTH2), which is not available in a standard low-cost
CMOS process [16].
3.3 Voltage Level Shifters
Dynamic level shifters represent also a potential solu-
tion for circuits with low-voltage input signals. This tech-
nique usually uses resistors for shifting the input common-
mode voltage to the operation region of input differential
transistor pair. Thus, the input transistor pair keeps sufficient
transconductance gm in comparison to the other low-voltage
design techniques [17]. Other approach uses a single-supply
level shifters for LP applications. Such shifters do not suffer
from delay variation (due to different current driving capa-
bilities of transistors), high power consumption and failures
at low supply voltage VDDL, compared to the conventional
dual-supply equivalents. Single-supply level shifters have
advantages over the dual-supply ones in terms of pin count,
congestion in routing and the overall cost of the system. An-
other benefit of the single-supply lever shifters is flexible
placement and routing in physical design [18].
3.4 MOS Transistors in Sub-threshold Region
Operating region of the MOS transistor becomes one of
the most important aspects for ULV analog IC design [19].
The inversion region of the MOS device is defined by the








where ID is the transistor drain current, I0 is the technological
current, µ is the charge-carrier mobility, Cox is capacitance
of the gate-oxide and UT is the thermal voltage.
Fig. 6. Normalized power consumption, cut-off frequency and
area vs. the inversion coefficient [20].
MOS transistor operating in strong (weak) inversion re-
gion has good (bad) frequency response, small (large) chip
area and high (low) power consumption. Extreme cases of
the strong or weak inversion regions do not provide good
trade-off between these variables. The solution could be to
use the moderate inversion region. MOS transistor operates
in strong (weak) inversion for ic > 10 (ic < 0.1). Everything
in between belongs to the moderate inversion with center
in ic = 1 (when ID = I0), in logarithmic scale. Figure 6
shows the relation between the normalized speed, the power
consumption and chip area [20].
gm/ID approach – A conventional MOS transistor simula-
tion models use different equations for the weak and strong
inversion regions. The transition moderate inversion is of-
ten described using difficult equation, and it is impossible
to avoid significant inaccuracies and discontinuities. There-
fore, a new design approach using parameter gm/ID is in-
creasingly used [21]. The advantage of this approach is that
MOS transistor sizing rules for IC design are defined easily.
Such approach can be used for any inversion region thanks
to the "one-equation" transistor model. Relation between
gm/ID and the inversion coefficient ic (Fig. 4) became fun-
damental for analog IC design in submicron and nanoscale
technologies. Parameter gm/ID suggests the operation region
of a MOS transistor and, more importantly, gm/ID does not
change across different technologies.
3.5 Bulk-driven MOS Transistors
Drain current ID of a conventionally connected MOS
transistor is usually controlled by the gate-source voltageVGS.
In the bulk-driven (BD) design technique, the bulk electrode
of the MOS transistor is used as a signal input to modulate
drain current (Fig. 7) [22].
Using bulk-source voltage VBS instead of VGS may in-
troduce unwanted body transconductance gmb [23], which
is 3–4 times lower than the gate transconductance gm. The
body transconductance gmb is a small-signal parameter of
the MOS transistor and it can be expressed as
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Technique GBW Supply voltage Power consumption Technology
FGMOS Medium < VT N + |VT P | High 2x Polysilicon
Self-cascode Medium < VT N + |VT P | Medium Multi-threshold
Bulk-driven Low < VT N + |VT P | Low Standard (triple-well)
Dynamic-threshold Medium < VT N + |VT P | Low Standard (triple-well)
Sub-threshold Low < VT N + |VT P | Low Standard
Level shifters High < VT N + |VT P | Medium Standard
]




















where φF is the Fermi potential and γ is the substrate co-
efficient. Using gmb instead of gm also leads to lower gain
band-width and worse frequency response. Bulk-driven ap-
proach increases the input capacitance and input noise. There
is also susceptibility to turning on an unwanted latch-up ef-
fect in this approach. Nevertheless, clever physical layout
by following the specific layout rules can prevent the circuit
against latch-up.
On the other side, the BD technique leads to a signif-
icantly reduced need to overcome the threshold voltage at
the MOS transistor input. This increases the voltage head-
room and makes the technique very useful for ULV analog
IC design. Moreover, the main advantage of this technique
is the compatibility with a standard CMOS process, hence
there is no need to change the structure of the conventional
MOS transistor [20]. BD design technique can be easily ap-
plied to different analog IC building blocks, such as current
mirrors [24] or differential pairs [25]. For example, a sim-
ple current mirror designed using BD approach is shown
in Fig. 8, where bulks of transistors M1 and M2 in both
branches are tight together and gates are connected to the
bias voltage VBIAS. The input current brought into the input















Fig. 9. DTMOS transistor: (a) schematics; (b) equivalent circuit.
3.6 Dynamic-threshold MOS Transistors
Dynamic-threshold (DT) MOS transistors are derived
from the BD technique with only a simple difference in the
gate biasing conditions. DT transistor has gate and bulk elec-
trodes tight together and biasing is realized dynamically with
the input signal swing, which leads to a dynamically reduced
value of the threshold voltage VTH. Thanks to the dynamic
biasing conditions, the potential of the conductive channel is
controlled by both the gate and bulk at the same time, which
results in a high overall transconductance gm+gmb and faster
current transfer. Schematic and small-signal equivalent cir-
cuit of the DT MOS transistor is depicted in Fig. 9(a) and
Fig. 9(b), respectively [26].
Similarly to the BD technique, by applying the DT de-
sign technique to basic analog IC building blocks and widely
used topologies, DT equivalents can be obtained.
3.7 Summary of ULV Design Techniques
Generally, the LV (ULV) design techniques described
above have certain performance limitations such as gain
bandwidth (GBW) degradation, increased input noise, in-
creased input impedance or decreased overall transconduc-
tance. Main characteristics of the analyzed design techniques
are summarized and compared in Tab. 1 [27].
Taking into account the feasibility of particular LV de-
sign techniques in different technologies, it is advantageous
to use techniques employingMOS transistors operating in the
sub-threshold region, such as BD MOS transistors and DT
MOS transistors, because there is no need for modification of
a standard CMOS process. Additionally, with those two LV
techniques, also low power consumption of designed circuits
can be achieved.
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3.8 Calibration Techniques
In order to overcome nanotechnology drawbacks and
compensate the effects of PVT fluctuations on ULV circuits,
calibration techniques are employed in analog ICdesign. Cal-
ibration methods are still developing, as new issues appear
along with upcoming technology advances. Such methods
can be differentiated as static and dynamic ones. Static cali-
bration methods are represented mainly by trimming, where
laser or current blown fuses are used [28]. Dynamic cali-
bration methods include, for example, the chopper stabiliza-
tion [29], auto-zeroing [30] or digital calibration [31]. The
latter method will be more deeply described in Session 4.3.1,
where digital calibration of a variable gain amplifier was
implemented, with a focus on the input offset voltage com-
pensation.
4. Examples of ULV Circuits
4.1 Current Mirrors
Current mirrors (CM) represent one of the most used
basic building blocks of analog ICs. Therefore, in our anal-
ysis of low-voltage circuit examples, three basic topologies
of current mirrors designed using the BD technique are com-
pared to their standard gate-driven equivalents in terms of
the output characteristics. Dimensions of transistors were
L = 2 µm and W = 6 µm for a simple CM (Fig. 8), and
W = 14 µm for the improved Wilson and cascode current
mirrors (Fig. 10). Gates of all BD transistors are biased by
voltage VBIAS = 300mV. The designed CMs were manufac-
tured in a standard 130 nm CMOS technology and then, the
measured parameters were compared to simulation results.
Since the minimum output voltage VMIN = VDSsat of the
simple CM does not depend on the threshold voltage VTH
nor the transconductance, the output resistance rout = rds of
both GD and BD simple current mirrors are similar. In other
words, a convential gate-driven simple CM is suitable also
for use in low-voltage ICS but its main drawback is rather
low output resistance (in order of hundreds kΩ). Moreover,
even lower output resistance (for similar value of VMIN) was
reported for measured results if compared to the simulation
results Fig. 11.
The improved Wilson CM can enhance the output re-
sistance of the mirror by adding a negative serial feedback
to the circuit. From Fig. 12, one can observe that the BD
technique reduces the VMIN voltage from 300mV to approx-
imately 120mV, which is similar to the simple CM but with
much higher output resistance (in order of MΩ).
In the case of cascode CM (Fig. 13), the minimum out-
put voltage is again significantly reduced to the value about
150mV for the BD design topology. Measurements of both
topologies proved simulated results with only slight inaccu-
racy observed. Thus, DCbiasing conditions had to be slightly
modified from 300mV to 320mV to achieve the required ac-
curacy of the cascode mirror. More details on the LV current















Fig. 10. Schematics of the bulk-driven CMs: (a) improved Wil-
son; (b) cascode.
Fig. 11. Output characteristics of a simple CM (using GD and
BD design styles).
Fig. 12. Comparison of the improved Wilson CMs results.
Fig. 13. Output characteristics of the cascode CM.
Presented experimental results have proven that the BD
design approach can increase the signal swing by reducing
the MOS transistor dependence on the threshold voltage.
This can be the key towards LV current mirror design, espe-
cially when the cascode CM topologies are used (due to their
simplicity and favourable characteristics).
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Parameter [39] [33] [34] [35] [36] [37] [38]
Process 130 nm 65 nm 90 nm 180 nm 500 nm 180 nm 130 nm
VDD 0.4V 1 – 1.2V 1V 1.8V 1.8 – 5V 0.3V 0.2V
Design style BD GD GD GD current inp. GD BD GD
Total power 94 nW 60 fJ/decision 40 µW 1.01mW 40 nA 100 pW 3 fF/decision
Frequency 500 kHz 1MHz 1GHz 500MHz 10 kHz 62.5 kHz 250 kHz
Load 25 pF - - 200 fF - - 10 fF
Silicon area 410 µm2 100 µm2 543.75 µm2 - - - -
Sim./Meas. Meas. (25 ◦C) Meas. (25 ◦C) Meas. (25 ◦C) Sim. corners Meas. (25 ◦C) Sim. (25 ◦C) Sim. (25 ◦C)
Tab. 2. Comparison of state-of-the-art ULV comparators.
Fig. 14. A non-latched LV rail-to-rail bulk-driven voltage comparator in 130 nm CMOS technology [39].
4.2 Low-voltage Comparators
Several low-voltage comparator designs with the low
power consumption have been developed mainly in deep sub-
micron CMOS technologies thanks to fair trade-off between
the cost, fabrication process properties, and component pa-
rameters. The research and the comparison of state-of-the-art
(ultra) low-voltage and low-power comparator designs was
carried out. The results of the investigation are summarized
in Tab. 2.
A novel low-voltage comparator design that we have
proposed in [39] is depicted in Fig.14 (along with the device
dimensions). Standard 130 nm CMOS process was selected
and the power supply voltage of 400mV was used. The
input stage is comprised of bulk-driven PMOS transistors,
which introduces the rail-to-rail input voltage range ability.
Again, the real limitation of true rail-to-rail range is the off-
set voltage. The input voltage modulates the current flowing
through the input circuit branch. This current is afterwards
mirrored by transistors M1–M5. Set mirroring ratios im-
prove the consumed quiescent current and layout matching
of respective devices. The differential voltage is generated
in the node called diff. Since the analog part is symmetrical,
the other half of the circuit works in the identical way. The
differential voltage is shaped by serial system of buffers and
inverters. The driving capability was set to f = 500 kHz
at capacitive load of 25 pF. The expected performance
and other parameters are discussed in more details in [39].
The measurements performed on the fabricated pro-
totype chip of the comparator (Fig. 14) confirmed cor-
rect operation and ability to work with even lower sup-
ply voltage value. Measured DC transfer character-
istics at room temperature for various reference volt-
ages is depicted in Fig. 15. The experimental mea-
surement data are also compared to simulation results.
One can observe an excellent agreement between both
sets of data. The calculated average input offset voltage
equals VOS = 2.29mVwhile the average power consumption
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       S i m u l a t i o n
 V R E F  =  5 0  m V
 V R E F  =  2 0 0  m V
 V R E F  =  3 5 0  m V
 M e a s u r e m e n t
Fig. 15. Comparison of measured and simulated transfer char-
acteristics of the LV comparator proposed in [39].
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Fig. 16. Comparison of measured and simulated current con-
sumption of the LV comparator proposed in [39].
was calculated at P = 94 nW. Figure 16 depicts measured
current consumption of the proposed comparator along with
the simulation results as well. There is an ongoing perfor-
mance analysis of the proposed rail-to-rail bulk-driven com-
parator which should be published soon.
4.3 Variable-gain Amplifier
Variable-gain amplifier (VGA) represents a basic build-
ing block of many mixed-signal integrated systems. Novel
ultra-low voltage VGA circuits, based on the BD approach,
were presented in [25], [40], [41]. The general block diagram
of the VGA presented in [25], [40] is depicted in Fig. 17.
The two-stage VGA circuit is based on a BD differential
difference amplifier (DDA). The second stage is composed
of a standard common-source amplifier (CSA). Additionally,
two common-mode feedback (CMFB) circuits were proposed
and used in order to ensure a stable operational point of the
first stage as well as the second stage. The developed VGA
can reliablywork at the supply voltage of 0.6V. The achieved
tuning range is from 20 dB to 47 dB, and the power consump-
tion of about 11 µW was reported. The developed VGA was
successfully employed in an automatic gain control (AGC)
loop.
Another experimental VGA circuit, designed to work
with the supply voltage of 0.4V with the power consumption
of 3.4 µW, was presented in [41], and its block diagram is
shown in Fig. 18. This VGA design is based on a pseudo dif-
ferential difference amplifier (PDDA), which was designed
using the BD technique.
In this ULV amplifier design, a common-mode feedfor-
ward (CMFF) circuits was used in order to ensure the bias
voltage for the input BD transistors [41]. Besides, a CMFB
circuit for the stabilization of the operational point was em-
ployed here as well. Since in the PDDA topology, the tail
current source is missing, the CMFF circuit is used to im-
prove the common-ode rejection ratio (CMRR) of the VGA.
The tuning range of the amplifier presented in [41] is from
0 dB to 18 dB for the control voltage value from 0V to 0.33V,
respectively.














Fig. 18. Block diagram of the VGA presented in [41].
The main parameters of the ultra-low voltage VGAs de-
signed using theBD technique are summarized and compared
in Tab. 3.
Parameter [42] [25, 40] [41]
Process 180 nm 130 nm 130 nm
Design style BD BD BD
Total power 0.2mW 0.12 µW 3.45 µW
VDD 0.8V 0.6V 0.4V
Tuning
range [dB] 17 (L-in-dB) 14 (L-in-dB) 8 (L-in-dB)
Gain [dB] −10.5 ÷ 6.5 20 ÷ 47 0 ÷ 18
BW [MHz] 42 ÷ 195 0.28 ÷ 0.29 0.73
Distortion
THD:
0.32% @ in :
−16.2 dBV,
out : −25 dBV
THD <
−30 dB@1mV N/A
Sim./Meas. Sim. (typ) Sim. (PV) Sim. (PV)
Tab. 3. Main parameters of the presented VGA designs.
4.3.1Digital Calibration of the VGA
A digital calibration technique, targeting the compensa-
tion of the VGA input voltage offset (VIN-OFF), was employed
and implemented within an experimental chip. The block
diagram of the calibration system is depicted in Fig. 19. The
whole system can be divided in three main functional parts:
the calibrated device, compensation circuitry and the control
logic. The VGA circuit was used as the calibrated device.
As already mentioned above, the VGA is a low-voltage
fully differential difference amplifier. Its gain can be varied
up to 47 dB and the GBW of 15.5MHz is reached. Thus,
it is crucial to optimally adjust compensation circuitry for
a specific range of VIN-OFF range. The residual offset of the
proposed calibration method is directly proportional to the
maximum offset value which this method is able to compen-
sate. Specifically, this is represented by the DAC (digital-to-
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Fig. 19. The block diagram of the calibration system for VGA.
analog converter) specifications, analog response to a lowest
significant bit (aLSB), and the full scale. Therefore, it was es-
sential to determine the statistical distribution ofVIN-OFF over
significant number of samples. Fig. 20 presents variation of
VIN-OFF measurement results obtained from measurement of
naked prototyped chips. The statistical distribution consist-
ing of 60 samples reaches the mean value of 2.98mV and
the standard deviation of 6.85mV. The DAC full scale was
adjusted to the VIN-OFF results in Fig. 20. Considering the
3σ range of distribution, the calibration circuit was opti-
mized to compensate the VIN-OFF of ± 20mV.
The main part of compensation circuitry is a 8-bit DAC
with the differential output, which is connected to the VGA
so that it can modify the current-voltage conditions in both
branches of the amplifier. The DACs input code is set by
an 8-bit counter. Initially, the input code is 0 and corre-
sponding differential outputs of the DAC are 0 (the minimum
output current) and the full scale (the maximum output cur-
rent). The output offset voltage of the VGA (VOUT-OFF) is,
in this case, near the supply voltage level, as the amplifier is
imbalanced. Then, the counter increases the input code for
DAC. The VGA current-voltage conditions are adjusted ac-
cordingly to the DAC outputs, which are gradually changing
in the opposite direction (until they swap their initial states -
0 and the full scale). This process is continuously monitored
by the control logic block, which terminates it immediately
after VOUT-OFF reaches the lowest possible value. After that,
the DAC continually supplies the last set analog outputs, and
the calibrated VGA can emerge its normal operation.
The control logic is composed of two comparators with
hysteresis. The VGA outputs are connected to one of the
comparators inputs. The second input of both comparators
is fed with the reference voltage VREF, which represents the
ideal VGA output common mode. As explained previously,
the DACs outputs starts to change as the counter begins to
increase its output code. One of them is stepping down from
the full scale and the other is stepping up from 0. Initially,
both comparators are in low state at the output. The following
NOR gate output is kept in high state. In this way, one of the
subsequent NAND gate inputs is at high logic level, allowing
Fig. 20. The statistical distribution ofVIN-OFF measurement over
60 samples.
the gate to be transparent for the other input. This is formed
by the clock signal (CLK), which is then fed to the counter.
In this manner, the DAC conversion proceeds and VIN-OFF is
reduced.
After one of VGA outputs exceeds the VREF value, the
corresponding comparator flips its output to high level, and
the NOR gate flips its output to low level. In this way, the
CLK signal for compensation circuitry is stopped and the
counter and DAC maintain their actual output values. If the
calibration is terminated, control logic continues to sense
the VGA output and it starts the whole cycle again when
VIN-OFF exceed the given value. Therefore, this method is
able to eliminate also the temperature and ageing drifts of
the offset.
4.4 LV Charge Pump for Self-powered Systems
As reviewed and summarized exhaustively in rather re-
cent publication [43], ULVCMOSbased charged pumps (CP)
are widely used within energy-autonomous or also called
self-powered electronic systems. The most dominant advan-
tage of CPs – fully on-chip integration capability – can be
very challenging in terms of finding compromise between
performance and acceptable area consumption, especially in
ULV applications. Thus, this subsection presents the design
of a dynamic threshold charge pump using a novel driver
developed for ULV applications.
Our research was focused on pushing the minimum
start–up voltage to its lower possible limit by improving the
driving capability of the inverter-based driver and designing
a boosting circuit for the CP cell itself as the future step. In
start-up process, the driver is usually fed by the output volt-
age drawn from an energy harvester. Therefore, its driving
capability strongly depends on it due to higher switch–on RC
constant. Also lowering RC time constant results in higher
switching frequency opportunity in ultra–low supply voltage
conditions. Consequently, the enhancement of VGS enables
the use of much smaller transistors, then strongly reduces
transistor capacitances and also switching losses.
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Fig. 21. Block diagram of the cross-connected driver [45].
Fig. 22. Transistor level schematic of the proposed driver [45].
To improve the reliable start–up and operation condi-
tions of the charge pump, the novel boosted driver for pull–up
(PMOS) transistor has been proposed (Fig.21 and 22). The
initial goal was to ensure the reliable function of the CP
from the minimum possible value of the supply voltage. The
boosting technique extends the range of driving voltage of
MP1 transistor to ≈ −2VSUPP ÷ VSUPP and reduces its ON
resistance. The driver generates a non-overlapping outputs
under the condition of non-overlapping control signals (Clkc
and nClkc). Design utilizes only two capacitors and charg-
ing is accomplished directly by the supply voltage, compared
to three capacitors (two capacitors version is also available)
with lower driving range of ≈ −VSUPP ÷ VSUPP and charging
supported by the clock signal presented in [46]. More de-
tails together with the propagation delay measurement of the
proposed driver can be found in [45] and [47] respectively.
To verify the performance of the proposed driver inULV
systems, the driver has been implemented as part of a CP-
based energy harvesting control loop, as shown in Fig.23.
Conventional On/Off regulation scheme has been chosen to
maximize the charge pump efficiency. This scheme is based
on a low-power BD rail-to-rail comparator [39] that blocks
or passes clock signal to the driver. The switching frequency
fCLK and size of the bootstrap capacitors and switching tran-
sistors have been designed as a trade–off between the reliable
function of the driver from 200mV supply voltage in all cor-
ners and the temperatures range from −20◦C to 85 ◦C. Tak-
ing this into account, the bootstrap capacitors of ≈ 4 × 15 pF
have been chosen with the expected charging capability up
to 1MHz.
Fig. 23. The block diagram of the proposed charge pump sys-
tem [45].
The charge pump consist of a three-stage dynamic
threshold cross-coupled CP structure, where the number of
stages was limited by available chip area, which limits the
voltage conversion to 2 − 3× [44]. This restriction can
be however, avoided by cascading a multiple chip due to
identical topology of the individual CP cells. The cross-
copupled CP belongs to popular, dual-branch linear types
of CPs, having several advantages: a) good compromise
between the power consumption and voltage conversion ef-
ficiency, b) compensated dual-branch topology reduces the
output ripples and improves the pumping efficiency due to
a flying capacitor size reduction resulting in faster charge
transferring, c) reduction of loss between the last stage and
the output capacitor since one of the two branches always
provides current to keep the output voltage stable, d) lower
reverse charge sharing, e) two phase non-overlapping clock
can ensure sufficient timing of the switching process, f ) the
channel charge injection is eliminated due to complementary
switching of adjacent NMOS/PMOS transistors. In spite of
the above mentioned advantages, the application of the orig-
inal cross-coupled topology is not suitable for ULV systems
due to missing bootstrap techniques, and dynamic threshold
method itself seems to be insufficient (see comparison to the
other solutions in Tab. 4). In addition, the cross-coupled CP
suffers from the reduced VGS in the last stage, which is even
more pronounced in regulated systems.
The proposed CP system was fabricated in a triple–well
UMC 130 nm CMOS technology, where the CP core, control
logic and the driver occupy area of ≈ 0.122mm2 (Fig. 24).
Early characterization process of the fabricated chip was pri-
mary aimed at investigating the reliable start and achieved
parameters has been compared to other works [47]. The
measurements proven that the control unit and the driver can
work in the case of hot–start from the minimum supply volt-
age of 126mV at 160 kHz. Regulated voltage of 379mVwas
achieved where a regulatory deviation was caused by com-
parable impedances of electrostatic discharge (ESD) diodes
with resistor based voltage divider. For more details of mea-
surement setup please refers the [47]. The further measure-
ments will be dedicated to characterization of the proposed
CP systems in terms of others important parameters such as
themaximum load capabilities, voltage conversion and power
efficiency, etc. Table 4 summarizes the achieved parameters
and compares the developed CP to other works.
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4.5 Experimental Chip
Figure 24 shows a microphotography of the devel-
oped experimental chip where the presented ULV ana-
log circuit examples are implemented. The experimental
chip was designed and implemented in a standard 130 nm
CMOS technology and occupies area with dimensions of
1.2mm × 1.2mm (1.44mm2). The charge pump together
with the low-voltage driver together and the comparator are
used as self-powered system. We have to note that chip do
not contains the integrated clock generator yet and clock sig-
nals with desired frequency as well as the reference voltage
for the comparator were generated externally. Both variable-
gain amplifiers are placed on the bottom of the chip. The
BD current mirrors are located in the middle of the chip.
The proper layout principle and techniques were employed in
order to achieve good matching of all bulk-driven transistors
used in the proposed analog circuits.
Fig. 24. Microphotography of the fabricated experimental chip.
5. Conclusion
Challenges and problems that have to be solved within
the design of ultra low-voltage analog ICs are addressed in
this paper. Since the use of standard circuit topologies as
well as conventional design techniques is rather limited un-
der the ultra low-voltage conditions, design engineers have
to look for new topologies that are robust to PVT variations.
As shown in this paper, the bulk-driven design technique can
be an effective alternative for ULV analog ICs. Using this
technique, the power consumption of analog circuits can be
significantly reduced. However, the bulk driven approach
can be used properly only for low-frequency applications.
Therefore, the development of dedicated design techniques
and analog topologies for ULV applications are still needed.
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